

<b>Notice of References Cited</b>	Application/Control No. 10/033,694	Applicant(s)/Patent Under Reexamination SALVATORE, LEONARDI	
	Examiner Suk-San Foong	Art Unit 2823	Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,599,722	02-1997	Sugisaka et al.	438/406
	B	US-2002/0158270	10-2002	Yamamoto et al.	257/200
	C	US-4,477,310	10-1984	Park et al.	438/301
	D	US-5,356,822	10-1994	Lin et al.	438/154
	E	US-5,480,832	01-1996	Miura et al.	438/404
	F	US-5,407,841	04-1995	Liao et al.	438/202
	G	US-5,416,041	05-1995	Schwalke, Udo	438/404
	H	US-5,141,888	08-1992	Kawaji et al.	438/361
	I	US-4,700,464	10-1987	Okada et al.	438/296
	J	US-6,071,803	06-2000	Rutten et al.	438/618
	K	US-6,121,661	09-2000	Assaderaghi et al.	257/355
	L	US-5,569,621	10-1996	Yallup et al.	438/404
	M	US-2002/0027245	03-2002	Noguchi, Mitsuhiro	257/345

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Wolf S. "Silicon Processing for the VLSI-ERA: Volume 2-Process Integration", 1990, Lattice Pr., Vol. 2, pp. 20-24
	V	
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.